To create a scalable approach to map different filter sizes and image sizes to TrueNorth, we first divide the image into patches of size M × M for a filter size of L × L (L ≥ 3; L is an odd number) such that each patch can be completely processed by one TrueNorth core. In Figure 1 , we show this process in detail for L = 3; however, in the following text, we will do a general analysis applicable for any filter size. We can divide the patch into an internal smaller patch of size (M − (L − 1)) × (M − (L − 1)) whose pixels do not need to be shared with surrounding patches (shown in yellow in Figure 1B) . The remaining boundary pixels are of two types: corner ones, which need to be shared with three surrounding patches (shown in green in Figure 1B) , and off-corner ones that need to be shared with one neighboring patch (shown in magenta in Figure 1B ).
: Mapping of ATIS pixels to TN cores for filter size 3 × 3. (A) The entire pixel plane is divided in to 12 × 12 patches, which are mapped to a single core on TrueNorth. (B) The boundary pixels of the 12 × 12 patch need to be connected with neighboring TrueNorth cores as well and, hence, are logically treated separately. (C) The 256 input axons of a core are shown as a 16 × 16 two-dimensional patch. The yellow axons directly connect with pixels from same patch while pink axons connect to neurons in the same core. These correspond to those boundary pixels of the patch that have to be split into multiple copies by neurons in this core. Blue axons connect to neurons from neighboring cores while green axons connect to input pixels, which need to be split. (D) The 256 output neurons are also shown as a 16 × 16 patch. The 12 × 12 biscuit color neurons in the centre produce the 144 filtered outputs of the 12 × 12 patch mapped to the core while the green neurons at the periphery produce the split outputs to be passed to neighboring cores. The same color coding is used in the picture of input axon mapping to make it clear which output neurons from neighboring cores connect with which input axons.
We refer to the number of neighboring patches connected to this pixel as a share-factor. Hence, internal, off-corner and corner pixels have share-factor equal to 0, 1 and 3, respectively. This also determines the number of neurons needed for each of the pixels as equal to the share-factor + 1 to copy this input as many times as needed. Now, we can quantify the total number of inputs that can be mapped to the 256 available input axons on a TrueNorth core. Denoting the number of axons for internal, off-corner and corner pixels by A int , A of f −corner and A corner , respectively, we get:
A int is shown in yellow in Figure 1C . The contribution of A of f −corner is split into two colours: the inputs from pixels going to splitter neurons are shown in dark green while the output of the splitter neurons mapped back to this core are shown in magenta. Similarly, for A corner , the inputs from pixels going to splitter neurons is shown in light green while the output of the splitter neurons mapped back to this core are shown in magenta. In addition, just like this core provides inputs to neighbouring cores through splitter neurons, it must also accept inputs from its neighbours. Using A neigh to denote the number of axons connected to splitter neuron outputs from neighbouring cores, we get:
A neigh is denoted in blue in Figure 1C . Finally, putting everything together, we get an inequality constraining patch size M as:
We can write similar equations for the number of output neurons. Using N int , N of f −corner and N corner to denote the neurons producing outputs for the patch, splitting off-corner inputs and splitting corner inputs respectively, we get:
These output neurons are shown in Figure 1D (N int , N of f −corner and N corner in biscuit color, dark green and light green respectively). Unused neurons and axons are shown in white. Like in the case of axons, we can again have an equation constraining M based on the number of available neurons in a core:
Simplifying inequalities (6) and (7), we get the same inequality
From the above inequality (8), for L = 3, 5, 7, maximum M values are 12, 8, 4 respectively.
Scaling of Image size and Filter size on True North
Figure 2: The number of cores required on TrueNorth for an image sensor with resolution P × P is plotted for different filter sizes. The dependence is quadratic on P and hence proportional to sensor resolution.
For the NeuNN filter, the number of cores required on TrueNorth, N N euN N Cores for any asynchronous event based sensor of resolution P × Q where P, Q ∈ N , using filter size of L × L pixels can be determined by the equation below:
where x denotes the least integer larger than x and 2 4(L − 1) 2 ) + 256 − 2(L − 1) is the maximum patch width for a particular filter width L obtained by solving the inequality in (19). The current mapping evaluates filter sizes as a function of image sensor width P, where we assume a square sensor with resolution P × P . As a numeric example, for the 304 × 240 resolution of the ATIS with a 3 × 3 filter, 520 cores were utilized, which is approximately one-eighth of the entire TrueNorth chip resources.
Computational Requirements for Noise Filtering
For the NNb filter, the number of operations involved per event depends on the size of the filter. We need to store an array T last of the same size as the image sensor to keep track of last time an event happened at a particular location. For a L × L filter, whenever a new event occurs at pixel location (x, y) at time t, T last (x, y)
has to be updated to t and this time stamp needs to be compared with the L 2 time stamps from the T last array in its neighbourhood. Hence, the number of operations required to process this event is L 2 + 1.
For the NeuNN filter, we consider an optimised FPGA or microprocessor implementation that can be event-driven and not operated on a clock tick like TrueNorth. Here, we need to store two arrays of the size of the image sensor resolution. The first one stores time of last spike T last for the neurons (and not the spike time of input pixel like the earlier NNb filter case) while the second array stores membrane potential V mem of the neuron. For an L × L filter, whenever a new event occurs at pixel location (x, y) at time t, we need to update the membrane potential due this event at the neighbourhood pixels surrounding this pixel (x, y). We also need to compare each updated V mem with the threshold to determine if a spike is generated. If so, then corresponding
